



Edited by Aimee Kalnoskas,
Editor-In-Chief

Practical Applications of Current Limiting Diodes

by Sze Chin, Central Semiconductor Corp.

The current limiting diode (CLD) or current regulating diode (CRD) has been available since the early 1960's. Unfortunately, despite its simplicity and distinct advantages over conventional transistorized applications, it has seen only limited use. One reason may be designers' lack of familiarity with practical circuit design techniques involved with its use. Another reason may be that although many papers have been published on the device, most have dealt primarily with solid-state theory, rather than with practical applications. Therefore, it is the purpose of this paper to focus on how this device is used, rather than on what it is.

Conventional Constant Current Source vs. CLD

From basic circuit theory, an ideal current source is one with infinite output impedance. The term constant current source usually applies to a circuit that supplies a DC current whose amplitude is independent of a change in either load or supply voltage.




Fig. 1. Basic Constant Current Circuit

Basic Constant Current Circuit

The simplest circuit is a voltage source in series with a resistor as shown on Fig. 1. The current is $(V_S - V_L)/R_S$. The current would change very little if the load voltage, V_L , is small compared with the supply voltage, V_S , and the source resistance, R_S , is much larger than the load resistance, R_L . When the load voltage is in the order of several volts and accuracy within a few percent is required, the circuit in Fig. 1 can be achieved only if V_S has a magnitude of several hundred volts. This may be feasible, but is impractical.

Transistor Constant Current Source




Fig. 2. Transistor Constant Current Circuit

For a constant current source, the use of a transistor as shown in Fig. 2 would eliminate the need for a high voltage source. This circuit provides a constant current of approximately 10 mA, which is determined by the current through R_1 , and in turn on the voltage across R_2 , i.e. $V_S * R_2 / [(R_2 + R_3) R_1]$. Since $I_{R1} = I_E = I_C = I_L$, the load current, I_L , is also $V_S * R_2 / [(R_2 + R_3) R_1]$. This current will maintain its constant amplitude provided the transistor is not saturated, i.e. $V_L < V_S * R_3 / (R_2 + R_3)$.

As the load, R_L , changes, the collector voltage of Q_1 will change, but the collector current will change very little because its dynamic impedance, r_c , is very large, typically at 1 MΩ. The transistor operates like a current source with resistance, r_c . A non-transistor source would require a supply in the range of hundreds of volts to equal this performance.

Even though the Fig. 2 circuit represents a great improvement over that of Fig. 1, there are still limitations on its performance, such as temperature drift associated with both resistor and transistor parameters, notably the V_{BE} and the leakage I_{CO} . Also, any variation of V_S will cause a change in the bias voltage; therefore, will affect the constant current.




Fig. 3. Stabilized Current Source Circuit

Stabilized Current Source

Fig. 3 shows a stabilized version of the Fig. 2 circuit. In this circuit, a zener diode replaces R_2 of Fig. 2. The zener is equivalent to a battery in series with a low resistance, R_z , which is typically 20Ω. This current has great stability against variation in the supply voltage, V_S . In the Fig. 2 circuit, 50 percent $[R_2 / (R_2 + R_3)]$ of the change in V_S would affect the Q_1 bias, whereas in the Fig. 3 circuit, only 0.04 percent $[R_z / (R_z + R_3)]$ of a V_S change is felt on the Q_1 bias.

A low temperature coefficient zener may be used in this circuit. Many zeners with temperature coefficients of +0.1%/°C or less are available. To further improve stability against temperature




Fig. 4a. FET Constant Current Source Characteristics




Fig. 4b. CLD Volt-Ampere

drift, a diode may be added in series with the zener, thus compensating for the V_{BE} drift.



by Carol Rosen,
Western Regional Editor

Silicon Valley Direct

Spring Products

Semiconductor designers have been busy designing and developing a host of new ICs to speed systems, lower power or make building a system easier and less costly. As the IC economic picture continues to improve, capacity for most lines (with the exception of dynamic RAMs and some flash memories) is abundant although demand continues quite heavy.

Analysts expect that the spring and summer months will continue to be active with many IC makers getting new devices to market as quickly as possible in order to garner as much in sales as possible.

PLX Releases New Design Tools

PLX Technology, Inc. recently announced expanded design support for PCI- and CompactPCI-based products. The PCI 9030RDK-LITE and CompactPCI 9030RDK-LITE reference design kits simplify the development of PCI adapter designs incorporating PLX's PC9030 SMARTarget™ I/O accelerator.

The new tools each offer a basis for PCI and CompactPCI hardware and software development using the PCI9030. The kits also offer complete development environments to allow designers to migrate previous generation designs to those with PCI9030, including CompactPCI boards.

The kits include reference design boards and a PLX host software development kit (SDK). Each kit contains a PCI v2.2-compliant PCI board (PCI9030RDK-LITE) or

CompactPCI board (CompactPCI9030RDK-LITE) based on the PCI9030 chip. The kits also offer comprehensive QFP/BGA/SSOP/TSOP/PLCC/SOIC footprints and prototyping area for developing, debugging and testing. Other features include up to 8 K × 32 dual-port SRAM, RS-232 serial port, six logic analyzer test headers, PLX option module connector, ISA connector footprint for designing PCI9030 into an ISA application and a CompactPCI form factor that is both 6U and 3U capable.

The tools also provide a hardware development kit CD-ROM containing all necessary hardware design information and documentation. They include a host SDK CD-ROM with Windows 98/2000/NT device drivers, PLXMon™ 2000 debugger with an EEPROM configuration screen and customizable hot links and comprehensive host API library and a sample PCI9030 chip.


Available this quarter, the PCI9030RDK-LITE is priced at \$299 and the CompactPCI9030RDK-LITE is priced at \$495, both with the PCI host SDK. **PLX Technology, 390 Potrero Ave., Sunnyvale, CA 94086; (800) 759-3735; www.plxtech.com.**

Write in 1373 or www.ecnmag.com/info

Xilinx Offers PLDs in New Technology

Xilinx, Inc. recently announced new FPGAs fabricated in a new copper process technology. Xilinx and UMC Group have collaborated on copper interconnect technology for the last two years. That technology is the foundation for Xilinx's new Virtex™-E extended memory (Virtex-EM) FPGA.

Copper interconnect offers lower resistivity, minimizing power supply drop throughout the FPGA. The new family uses a 0.18 micron, six-layer metal process with the top two layers deploying copper interconnect. Those top layers are used to route clock lines to decrease clock and I/O skew for optimized performance.



PLX Technology recently announced two reference design kits for use with its PCI9030 chip.

continued from page 49




Figure 5a. Simplified Cross Section View of N-Channel FET

Figure 5b. CLD Symbol

Current Limiting Diode (CLD)

The CLD or constant current diode is basically a junction FET transistor operating with its gate shorted to the source terminal, as shown in Fig. 4a.

In this configuration, the JFET exhibits a unique current-limiting characteristic as V_{DS} is increased until the FET'S voltage breakdown limit is reached. This current-limiting characteristic is shown in Fig. 4b. In order to explain the Fig. 4b characteristics, a cross section of the N-channel JFET is shown in Fig. 5a.

When the drain current begins to flow as voltage V_{DS} is applied, a voltage drop, V_{RDS} , is developed along the channel. This voltage drop provides a reverse bias on the PN junction between the gate and channel. Space charge or depletion regions are generated and spread into the channel. As V_{DS} is increased, the increase in current causes more reverse bias. Hence, the depletion regions grow until they meet, at which point any further increase in V_{DS} will be counter-balanced by an increase in the depletion region toward the drain. When this condition is reached, the current has reached its limiting condition. The V_{DS} voltage that causes the current to reach limiting condition is called V_P , the pinch-off voltage.

When a JFET is used as a CLD, its symbol becomes that shown in Fig. 5b. The drain becomes the anode, "A", and the source becomes the cathode, "K".

Because of its unique current-limiting characteristics, i.e. very large dynamic impedance (typically in the megohm range), and low temperature drift (as compared with the transistor), the CLD's advantages over transistors in current-limiting application are obvious. Moreover, a single CLD replaces five components in the transistorized version to achieve the same performance as a constant current source.

Market Availability Of CLD's

Today, CLD's are available with current ranges from 35 μ A to 15 mA and associated impedance values from over 20 M Ω to several hundred K Ω . Their peak voltage rating ranges from 50 to over 100V. Temperature coefficients are typically within $\pm 0.3\%/^{\circ}$ C. Near the 1 mA level, the T_C is close to 0% per $^{\circ}$ C. The low-cost CCL0035-CCL5750 series from Central Semiconductor has a current range from 35 μ A to 6 mA, with peak voltage ratings of 100 V, and peak power at 600 mW in a DO-35 package. The CCLH080 - CCLH150 series, also in a DO-35 package, provides 6 mA to 15 mA, with a peak voltage rating of 50 V, and peak power of 600 mW. The use of CLD's is limited only by one's imagination in the application of the basic laws of electronics.




Fig. 6. Differential Amplifier

show how the CMR may be greatly improved by incorporating a CLD to provide a constant bias current.

To simplify the analysis, transistors Q_1 and Q_2 are assumed identical, $R_{S1} = R_{S2}$, $R_{L1} = R_{L2}$, and $R_E \gg (R_S/\beta + r_b/\beta + r_e)$. With e_{in1} present and e_{in2} shorted to ground, the signal, v_E , at terminal E would be $1/2$ of e_{in1} , since the impedances looking toward the emitters of Q_1 & Q_2 are the same. Hence

$$v_E = 1/2 e_{in1}. \text{ Therefore}$$

$$i_{E1} = (e_{in1} - v_E) = 1/2 e_{in1} / [(r_e + (R_{b1} + R_{S1})/\beta_1)]$$

Since $v_{01} = -i_{E1} R_{L1}$, the voltage gain

$$v_{01} / e_{in1} = -1/2 R_L / [r_e + (r_b + R_S) / \beta_1]$$

Differential Amplifiers

Today's most popular amplifier is the differential amplifier because, theoretically, it responds only to the difference of two signals, and is inherently temperature stable. The common-mode rejection ratio, CMR, is normally a measure of its performance — i.e. the higher the CMR, the better a device's performance. Presented in Fig. 6 is a standard differential amplifier circuit and in Fig. 7 is an AC equivalent circuit, which will be used to

For Q_2 , since the emitter current is the same:

$$v_{02} / e_{in1} = +1/2 R_L / [r_e + (r_b + R_{S1}) / \beta_1]$$

The voltage gain of Q_2 is the same as Q_1 , but opposite in sign.

If the bias resistor, R_E , is finite, it has a parallel effect on the impedance ($r_e + r_b/\beta + R_S/\beta$) of Q_2 . Hence v_E is changed from $1/2 e_{in1}$ to $1/2 e_{in1} [R_E / (R_E + r_e + r_b/\beta + R_S/\beta)]$ and v_E thus is slightly smaller. Q_1 's emitter current therefore is increased, and Q_2 's emitter current is decreased. This implies that Q_1 's gain is higher.

With regard to the source signal e_{in2} , its effect is equal but opposite to that of e_{in1} . Hence

$$v_{02} / e_{in1} = -1/2 R_L / [r_e + (r_b + R_S) / \beta]$$

$$v_{01} / e_{in2} = +1/2 R_L / [r_e + (r_b + R_S) / \beta]$$

With both e_{in1} and e_{in2} present, the output voltage can be shown by superposition to be:

$$v_{01} = -1/2 e_{in1} \left(\frac{R_L}{r_e + (r_b + R_S) / \beta} \right) + 1/2 e_{in2} \left(\frac{R_L}{r_e + (r_b + R_S) / \beta} \right)$$

It follows that:

$$v_{01} = 1/2 \left(\frac{e_{in2} - e_{in1}}{r_e + (r_b + R_S) / \beta} \right) R_L, \text{ and } v_{02} = 1/2 \left(\frac{e_{in1} - e_{in2}}{r_e + (r_b + R_S) / \beta} \right) R_L$$

The above shows that if $e_{in1} = e_{in2}$, then $v_{01} = v_{02} = 0$; and if $e_{in1} = -e_{in2}$, then the above becomes

$$v_{01} = -e_{in1} \left(\frac{R_L}{r_e + (r_b + R_S) / \beta} \right), \text{ and } v_{02} = +e_{in2} \left(\frac{R_L}{r_e + (r_b + R_S) / \beta} \right)$$

The amplifier thus produces equal and opposite outputs based upon the difference between the two input signals, but independent of their sum.

If $e_{in1} = e_{in2}$, and R_E is finite, then the current in Q_1 and Q_2 is no longer constant, and a total change of e_{in1}/R_E results. Each transistor's current changes by $1/2 e_{in1}/R_E$, with a resulting output change of $-1/2 e_{in1} R_L/R_E$, out of phase with e_{in1} . A finite R_E would result in appreciable output, even when $e_{in1} = e_{in2}$.

When a differential amplifier is used to measure the difference of two signals, the criteria for performance is the ratio of the gain due to the difference to the gain due to the sum of the two input signals, known as common mode rejection, or CMR.

$$CMR \approx \frac{V_{out}}{(e_{in1} - e_{in2})} \bigg/ \frac{V_{out}}{(e_{in1} + e_{in2})}$$

$$CMR \approx \frac{2 R_E}{r_e + (r_b + R_S) / \beta} \approx \frac{2 R_E}{1/g_m + R_S/\beta}$$

For the Fig. 6 circuit, $1/g_m \approx 50\Omega$, $\beta \approx 50$

Hence, $CMR = \frac{2(10K)}{50+100} = 385$.

If a 1 mA CLD is used for R_E , as shown in Fig. 8 (page 52), and since the Z_i for such a CLD is typically 1 Meg Ω ,

Then:

$$CMR = \frac{2(1,000,000)}{52} = 38,461$$

One can see the significant improvement in CMR by a factor of more than 100X with the CLD.




Fig. 7. Equivalent AC Circuit with $e_{in1} \neq 0$ & $e_{in2} = 0$

Current Amplification & Division

Even though the current range of the CLD is limited to less than 15mA, this current may be practically amplified to a higher level. Shown in Fig. 9 is a circuit using an op-amp to either amplify or attenuate a CLD's current level.

Since an ideal op-amp has infinite input impedance, its input currents I_{IN+} and I_{IN-} are zero, and its differential input $V_{IN} = 0$. Therefore,

$$V_{R1} = V_{R2}$$

$$I_{R1} R_1 = I_{R2} R_2$$

Since $I_{IN-} = 0$, $I_{R1} = I_{CLD}$

And since $I_{IN+} = 0$, $I_{R2} = I_{RL}$

Hence $I_{CLD} R_1 = I_{RL} R_2$

$$I_{RL} = I_{CLD} \frac{R_1}{R_2}$$

continued from page 52




Fig. 14a. Sawtooth Circuit

would save the manufacturer time and money. As shown in Fig. 13b, the V_C amplitude is proportional to time. At time T_1 , the V_C level is at V_1 . If T_1 represents a transistor's maximum T_{on}/T_{off} time, then we can use V_1 as a reference for comparison with the peak voltage of a ramp corresponding to T_{on}/T_{off} time of the transistor under test. If the $V_{pk} > V_1$, the detection circuit's output would indicate failure, or vice versa. Fig. 15 shows a simplified version of such a detection circuit.



Fig. 14b. $V_C = 0$ when SW closed, $V_C > 0$ when SW open

Pulse Width Modulation

When a sawtooth or triangular signal is compared with a DC signal, a pulse signal may be generated. The pulse width, PW, may be varied or modulated if the level of the DC signal is varied.




Fig. 14c. Sawtooth waveform with constant period, T , and constant V_{pk} .




Fig. 15. Automatic T_{on}/T_{off} Detection

Shown in Fig. 16a is a simple pulse width modulator (PWM), with output waveforms for two DC signal levels shown in Fig. 16b.

This pulse width modulator may be used as part of any feedback loop to control the proper function of an electronic apparatus such as a servo amplifier, switching regulator, phase controller, or a voltage-controlled oscillator.

Using a switching regulator as an example, its DC output is proportional to the duty cycle of the switching device that chops its DC input signal. When its DC output is compared with a reference sawtooth through a pulse width modulator, the pulse width of the PWM will vary in such a way that the DC output is maintained within its accuracy range. Shown in Fig. 17 is a simplified sketch of a PWM used within a switching regulator.




Fig. 16a. Simplified Pulse Width Modulator

Fig. 16b. PWM Output Waveforms

Staircase Generator

A staircase waveform may be generated through the use of a sample and hold technique as shown in Fig. 18a. If various levels along the ramp are sampled and held, a staircase waveform is generated as shown in Fig. 18b. The length of each step depends on the droop rate of the sample and hold amplifier. Using a Burr Brown SHC5320 device as an example, with a droop rate of $\pm 0.5\text{mv/mSec}$ max, output voltage range of




Fig. 17. Simplified Switching Regulator Circuit

$\pm 10\text{ V}$, and acquisition time of $1.5\ \mu\text{S}$ max, a staircase waveform is generated that can be used for voltage level control or discrimination.

Conclusion

The Current Limiting Diode, offering simplicity and high performance characteristics when compared with a bipolar transistor, has been shown to offer versatility in many circuit applications, as well as superior performance regarding temperature drift and dynamic impedance.

References:

1. Field-Effect Transistors Wallmark and Johnson, Prentice-Hall, 1966
2. Field-Effect Transistors Leonce J. Sevin, Jr. McGraw Hill, 1965
3. Operational Amplifiers Tobey, Graem, Huelsman, McGraw Hill, 1971
4. Electronic Designer's Handbook T.K. Hemingway, Tab Books, 1967
5. Motorola Semiconductor Data Book, 1969
6. Burr-Brown Product Data Book, 1984
7. Central Semiconductor Data Book, 1998




Fig. 18a. Staircase Generator Circuit




Fig. 18b. Sample & Hold Output Waveform



Sze Chin is Senior Applications Engineer for Central Semiconductor Corp. Mr. Chin holds a B.S.E.E. from Rensselaer Polytechnic Institute. He has been designing Analog and Digital circuits for over 30 years for such companies as Grumman, NCR, IBM and General Dynamics. For more information contact Sze Chin at Central Semiconductor Corp. 145 Adams Ave, Hauppauge, NY 11788 USA Tel: (631) 435-1110; Fax: (631) 435-1824 or via email at: schin@centralsemi.com.

Write in 1466 or www.ecnmag.com/info

EDITORIAL EVALUATION

Write in Number or Reply Online
I found this article:

Very Useful 1467	Useful 1468	Not Useful 1469
---------------------	----------------	--------------------